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[57] ABSTRACT
A low phase noise frequency divider is disclosed com-
prising a gating arrangement which supplies selected
portions of an input reference signal to be divided to a
. tuned circuit without any phase noise due to the gat-
ing action. The arrangement which in one embodi-
ment consists of a FET is connected to the tuned cir-
cuit input to short out the input except when the input
reference signal amplitude crosses ground level in a
positive direction and a gate enabling signal is present
at the gate electrode of the FET. The gate-enabling
signal alone does not decouple the tuned circuit input
from ground, therefore phase noise, due to the leading
and trailing edges of each gate-enabling signal, is sub-
stantially eliminated.
5 Claims, 7 Drawing Figures
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LOW PHASE NOISE DIGITAL FREQUENCY Another object of the present invention is to provide
DIVIDER a highly reliable frequency divider with low phase
ORIGIN OF INVENTION "Tfurther object of the invention is the provision of
The invention described herein was made in the per- 5 means in a frequency divider to substantially eliminate
formance of work under a NASA contract and is sub- phase noise due to the dividing process.
ject to the provisions of Section 305 of the National These and other objects of the invention are achieved
Aeronautics and Space Act of 1958, Public Law by providing a digital frequency divider with a novel
85-568 (72Stat. 435; 42 U.S.C. 2457). gating arrangement. The arrangement includes a gate
BACKGROUND OF THE INVENTION 10 which effectively is connected at the input of a tuned
amplifier, whose output represents the divided signal.
1 . Field of the Invention The gating arrangement is such that the relatively noisy
The present invention generally relates to a fre- output of the digital divider does not add appreciable
quency divider and, more particularly, to a digital fre- noise to the signal passing through the gate. The gate
quency divider with low phase noise. 15 acts as a switch which shorts out the undesired portion
2. Description of the Prior Art of the input reference signal. The gate, which is sup-
Stable frequency sources are being used for a variety plied with gating signals, is primed by each gating signal
of purposes, including ranging, by which the precise to open the short. However, the short is not removed
distance from earth of a spacecraft can be determined. until the desired portion of the reference signal arrives.
Range resolution depends largely on the purity and sta- 20 Thus, only when the gate is primed and the desired ref-
bility of the frequency sources, used in the receivers. erence signal portion arrives is the short removed, to
As distances of further space exploration missions in- permit passage of the desired portion of the reference
crease, the need for very pure and stable frequency signal to the tuned amplifier. The frequency of the gat-
sources increases to insure accuracy of ranging. ing signals is related to the reference signal frequency -
Scientific research in recent years has led to the de- 25 by the factor by which the reference signal is to be di-
velopment of hydrogen masers, which are still in the vided.
process of further development. One of the most im- The novel features of the invention are set forth with
portant properties of a hydrogen maser is the stability particularity in the appended claims. The invention will
and purity of its output frequency . However, the signal best be understood from the following description
produced by a hydrogen maser is in the range of over 30
 wnen read in conjunction with the accompanying draw-
1,000 MHz, e.g., 1,420+MHz. The maser's signal is ings.
generally used to control the stability and purity of a r>F«!rRiPTir»N OF THF r»R A WIMPS
reference signal from a crystal oscillator. BRIEF DESCRIPTION OF THE DRAWINGS
Although the reference signal is extremely clean and FIG. 1 is a general block diagram of the novel divider
stable, it is also at a very high frequency region, e.g., 35
 of tne present invention;
100MHz. Therefore, for many applications, such as FIG. 2 is a multiline waveform diagram useful in ex-
ranging receivers, it must be divided down to lower fre- plaining the basic operation of the novel divider; \
quencies, such as 20MHz, 10MHz, etc. In being divided FIG. 3 is a multiline waveform diagram useful in de- ''
down, noise, in the form of amplitude noise and phase scribing disadvantages of the prior art;
noise, is added to the reference signal by the dividers 40 FIG. 4 is a diagram of a gating arrangement using a
which are inherently noisy devices. Thus, whereas the field effect transistor;
reference signal is clean and stable, the same is not true FIG. 5 is a complete schematic diagram of one em-
for the divided signals at the lower frequencies. bodiment of the invention;
Amplitude noise can be controlled by various ampli- FIG. 6 is a complete schematic diagram of another
tude limiting arrangements. However, controlling embodiment of the invention; and
phase noise or jitter is a more difficult problem, and FIG. 7 is a multiline waveform diagram useful in ex-
one which has a significantly greater, objectionable ef- plaining the operation of the embodiment shown in
feet on the resolution capabilities of the receiving and FIG. 6.
measuring equipment, since ranging receivers and te- DFSrRlPTION OF THF PRFFFRRFD
lemetry systems employ phase modulation. For exam- 50 ^Sp^niS*^
pie, doppler shifts in phase over the long distances of bMBOUIMfcN I!>
space exploration are used to determine target distance Reference is now made to FIG. 1 which is a block di-
and the effect of the local phase jitter, present in the di- agram of the novel divider of the present invention.
vided signals, tends to insert a degree of uncertainty in The divider, designated by numeral 10, is shown com-
the range or distance measurements. prising an input terminal 12 at which a clean and stable
To date various attempts were made to eliminate the input reference signal is applied at a frequency which
phase jitter produced by the frequency dividers which is to be divided down by divider 10 without adding ap-
are used to divide the clean and stable reference signal preciable phase noise. The input signal is amplified in
to lower frequencies. However, although some of these ,. an isolation amplifier 14 whose output is supplied to a
attempts reduced phase jitter, none has succeeded in tuned amplifier 15, on line 16. The la tier's output
eliminating or reducing the phase jitter to acceptable passes to a broadband amplifier 17 whose output is ap-
levels. Thus, a need exists for a frequency divider with plied to the divider's output terminal 18.
very low phase noise or jitter. The output of amplifier 14 on line 16 is also supplied
OBJECTS AND SUMMARY OF THE mVENT.ON «
It is a primary object of the present invention to pro- ment 20 is represented by a switch or gate 20x, which
vide a new frequency divider. shorts the line 16 to a reference potential, such as
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ground, whenever the switch is closed. Thus as long as level 34. Thus noise from the gate does not pass to the
the gate is closed and the short is present, the input of amplifier 15 and consequently its output is clean and
tuned amplifier 15 is grounded and therefore no por- stable.
tion of the input reference signal passes to the amplifier Such an arrangement is unlike the prior art in which
15. Consequently no output signal is produced. How- 5 noise from the gate and from the digital divider are per-
ever, when the switch is open (as shown), the amplifier mitted to pass to a tuned amplifier in an output stage,
reference signal passes to the tuned amplifier. For comparison purposes FIG. 3 is included to diagram
In accordance with the present invention, the control on lines c, d and e, different prior art gated outputs pro-
unit 22 provides gate-enabling signals on line 23 to the duced when gating an input signal 40, shown on line a,
switch 20x, at the desired rate or frequency of the out- 10 with a gate command signal 42, shown on line b. In
put signal. In the absence of an enabling signal the each case the noise passing to the tuned amplifier is
switch is closed, thereby shorting the reference signal represented by the waveforms 44.
to ground. Each gate-enabling signal primes the switch Before proceeding to describe a specific implementa-
to open. However, the switch remains closed until a de- tion of gating arrangement 20, attention is again di-
sired portion of the reference signal appears coinci- 15 reeled to the division-control unit 22 in FIG. 1. Therein
dently with the presence of the enabling signal. Only it is shown comprising a voltage divider 51, a phase
then is the switch opened to enable the desired portion shifter 52, a shaper 53 and a frequency divider 54.
of the reference signal to pass to the tuned amplifier 15 Briefly, divider 51 reduces the peak-to-peak voltage of
for the purpose of producing the output signal. Such an the amplified reference signal from amplifier 14, and
arrangement inhibits any jitter in the gating arrange- 20 phase shifter 52 adjusts the phase of the enabling sig-
ment from being coupled to the tuned amplifier which, nals 30 with respect to the reference signal. The output
if not prevented, affects the purity of the output signal. of the phase shifter, which is sinusoidal, is shaped into
The advantages of the novel divider of the present in- a square wave by shaper 53. This square wave at the
vention may be highlighted by referring to FIG. 2, reference signal frequency activates divider 54 which
wherein lines a, b, c and d are waveform diagrams of the 25 provides the enabling signals at the desired output sig-
input reference signal at terminal 12, the output unit nal frequency. To compensate for temperature varia-
22, the input of amplifier 15 and the output of amplifier tion and to insure that the enabling signal duration is
17, respectively. In FIG. 2 it is assumed that the control not less than ¥2. cycle of the reference signal in one em-
unit 20 provides gate-enabling signals 20 at % the rate bodiment a divider 54 was chosen to provide each en-
or frequency of the input reference signal to produce 30 abling signal of a duration of 1 full cycle of the refer-
a frequency division by a factor of 3. ence signal. The frequency of these enabling signals is
The type of switch, chosen for the waveforms shown that of the desired frequency of the output signal,
in FIG. 2, is one which remains closed in the absence Herebefore the enabling signals 30 have been shown
of a negative-going enabling signal 30. Thus as seen in to have negative polarities with respect to a reference
FIG. 1, line c, in the absence of an enabling signal, the 35 level, such as ground. In practice, the polarities and
input to amplifier 15 is grounded as represented by amplitudes of these signals depend on the specific im-
straight lines 32. However, even when an enabling sig- plementation of the gating arrangement 20 and the par-
nal 30 is present, the input to amplifier 15 remains ticular device, used for switch 20x. One device which
grounded until the input reference signal crosses a ref- is particularly suitable as switch 20x is a field effect
erence voltage level, such as ground represented by 40 transistor, or FET.
dashed line 34, in the positive direction. As is known, the FET is a device of three terminals
This unique property is further highlighted in FIG. 2, or electrodes, often referred to as the drain, source and
wherein it is assumed that an enabling signal 30 is pro- gate electrodes. The FET conducts current between its
vided between t, and tt, and that during this interval the drain and source as long as the gate electrode potential
input reference signal passes the ground level in the is equal to or greater than the potential of either of the
positive and negative directions at f£ and ts, where other electrodes. Under those conditions the FET is
tt>t3>t2>t,. In accordance with the present invention, ON and is analogous to a closed switch. However, when
the switch 20x remains closed thereby shorting line 16 the gate is negatively biased with respect to both the
except during the interval between t2 and t3, when both drain and source, the FET is cut off, i.e., in an OFF
the enabling signal is present and the reference signal state so that current can't flow between the drain and
is above the ground level. During the intervals that the the source. In this state the FET acts as an open switch,
switch is open, the desired portions of the reference sig- When employed in the present invention, the gate-
nal, represented by numeral 35 in FIG. 2, pass to the enabling signals 30 (FIG. 2, line b) on line 23, are ap-
tuned amplifier. Its output after wideband amplifica- plied to the gate electrode of an FET, serving as switch
tion by amplifier 17 is a sinusoidal signal 36 at the fre- 20x, as shown in FIG. 4. One of the FET's other elec-
quency of the desired portions, which in FIG. 2 is % the trades, e.g., the source, is grounded. Thus, as long as no
input reference signal frequency. enabling signal is applied, the gate electrode is substan-
It should be appreciated that for proper operation, tially at ground and since the source is grounded, the
the enabling signals 30 should be in phase with the de- ,_ FET is ON, i.e., the switch is closed irrespective of the
sired portions of the reference signals. In FIG. 2, the potential or amplitude of the reference signal on line
duration of each enabling signal is shown to be 1 full 16.
cycle of the reference signal. However, from the fore- During the period of each gate-enabling signal, which
going it should be apparent that the enabling signal du- is of a negative polarity, the gate electrode is at a nega-
ration is not critical as long as it is not less than V6 cycle
 65 tive potential with respect to ground. However, the
or more than 1% cycles. The switch remains closed FET remains fully conductive, i.e., the switch is closed
during those intervals when the enabling signal is pres- as long as the gate electrode is lees negative than the
ent but the reference signal is not yet above the zero drain electrode at which the reference signal is applied.
s
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As the potential at the drain becomes more positive
than the gate electrode, the FET's resistance across the
drain and source electrodes increases. Thus, the cur-
rent flow decreases and the FET starts switching to its
OFF state. It is cut off completely, i.e., the switch is
opened when the drain is sufficiently positive with re-
spect to the gate electrode. In the particular applica-
tion, the amplitude of the enabling signal is chosen so
that as the drain potential changes from negative to
positive, the FET is fully turned off, i.e., the switch is
fully open. When the switch is open line 16 is com-
pletely ungrounded and therefore the desired portion
of the reference signal passes to the tuned amplifier IS.
It should be stressed again that in the present inven-
tion the leading and trailing edges of each gate-
enabling signal occur when the FET is already conduct-
ing, i.e., shorts out the input of the tuned amplifier.
Therefore these leading and trailing edges do not pro-
duce any phase noise. It should further be stressed that
Basically the gating arrangement 20 includes a bipo-
lar transistor Q13. The reference signal from input ter-
minal 12 is applied to the base of Q13 and the gating
or gate-enabling signal which comes from a division
5 control unit 60 on a line 62 is impressed on the emitter.
Unit 60 and line 62 are analogous to unit 22 and line
23 of the embodiment, shown in FIG. 1. The transistor
Q13 performs the functions performed by the FET in
the prior-described embodiment. In the absence of a
10 gate-enabling signal, which in the present embodiment
is a positive going signal, designated in line b of FIG. 7
by numeral 65, Q13 is cut off irrespective of the ampli-
tude of the reference signal at 1.5 volts peak-to-peak
(p-p), which is applied to the base and which is desig-
15 nated in FIG. 7, line a by numeral 66. Even when the
gate-enabling signal is applied, Q13 remains cut off
while the positive going portion of the reference signal
is applied to the base. However, as the negative-going
portion of the reference signal is applied, while the
line c, FIG. 7) of the reference signal to a tuned ampli-
fier 68 whose output is connected to the collector of
Q13.
In FIG. 6, the tuned amplifier 68 is represented by
transistor Q14 and the output amplifier 70 by transis-
tors Q15-Q17. Amplifiers 68 and 70 perform functions
analogous to amplifiers 15 and 117 of FIGS. 1 and 5. Ac-
tually the tuned amplifier 68 consists of a tuned circuit
the FET remains at least partially conductive until the 20 gate-enabling signal is also present, Q13 is conducting
reference signal potential is sufficiently positive with to amplify and pass the negative-going portion 67 (see
respect to the gate electrode, when full cut off occurs.
Only then is the short removed completely, and the de-
sired portion of the reference signal passes to the tuned
amplifier. Thus, no phase noise is generated in the gat- 25
ing operation of the reference signal.
Attention is now directed to FIG. 5 which is a com-
plete schematic diagram of an embodiment of the in-
vention which was actually reduced to practice.
Therein the switch 20x is represented by a DUAL 30 ggx which drives Q14 which acts as an amplifier.
GATE FET Q2, and the isolation amplifier 14 by tran- The particular embodiment of division-control unit
sistor QI. The tuned amplifier 15 is represented by 60 shown in FIG. 6 is designed to divide the reference
transistor Q3 and the output amplifier 17 by transistor signal by five over a frequency range from 100MHz to
Q4-Q6. Transistor Q7 is part of the phase shifter 52 20MHz. The unit includes three transistors Q18-Q20,
and transistors Q8-Q10 are part of an amplifier inter- 35 three flip-flops FF1, FF2 and FF3, and a driver circuit
posed between the phase shifter 52 and the shaper 53.
The latter is represented by transistor Qll.
In the particular embodiment the frequency divider
54 (see FIG. 1) was implemented with a conventional
digital frequency divider connected to divide by five.
One example of such a divider is Type S8280A of Sig-
netics. Since such a unit produces positive going gate-
enabling signals, an inverter, consisting of Q12, was in-
40
corporated. In FIG. 5, the waveforms at various points
are also diagrammed. Therein capacitors are in /if and
chokes in /ih. The arrangement shown in FIG. 5 is ca-
pable of operating satisfactorily at input frequencies up
to 10MHz. The following Table A lists values of a few
critical components (Cl, C2 and L) needed to accom-
modate various input frequencies within this range.
TABLE A
Cl, C2 and L Values for Various Frequencies
45
50
Frequency
5 MHz
2 MHz
1 MHz
360 KHz
200 KHz
100 KHz
Cl C2
200 pf 2000 pf
510 pf 5100 of
1000 pf 10,000 pf
3000 pf 0.03 3 mfd
5 100 pf 0.051 mfd
0.01 mfd 0.1 "mfd
4.6
13
24
67
120
240
The use of an FET as switch 20x is satisfactory up to
approximately 10MHz. However, above 10MHz, the
inter-electrode capacitance of presently available FETs
is too high and therefore at such frequencies the FET
is no longer an effective switch at the input of the tuned
amplifier. A gating arrangement which is suitable for
input frequencies as high as 100MHz is shown schemat-
ically in FIG. 6 to which reference is now made.
55
60
72. The three flip-flops are of the AC coupled J-K type.
To insure the coincidence of the gating signal with the
negative portions of the reference signal, unit 60 pref-
erably includes a delay line 74. In FIG. 6, all capacitors
are in pf and the inductors or chokes in fih, except as
noted.
Although particular embodiments of the invention
have been described and illustrated herein, it is recog-
nized that modifications and variations may readily
occur to those skilled in the art and consequently it is
intended that the claims be interpreted to cover such
modifications, and equivalents.
I claim:
1. In a frequency divider the arrangement compris-
ing:
a source of an input signal which varies sinusoidally
about a reference level at a frequency/, each cycle
of said signal having a positive half cycle and a neg-
ative half cycle with respect to said reference level;
a tuned amplifier tuned to a frequency fin where n is
an integer;
control means for generating a succession of control
signals at a frequency fin, each control signal hav-
ing a duration between its leading and trailing ends
which is greater than Vt cycle and less than 3/2 cy-
cles of the input signal, said control means includ-
ing phase shifting means for controlling the phase
between said input signal and said control signal so
that a selected portion of every n"1 cycle of said
input signal occurs during the duration of a differ-
ent control signal other than during the leading and
trailing ends thereof; and
3,737,676
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gating means coupled to the input of said tuned am- 3. The arrangement as described in claim 2 wherein
plifier and responsive to said input signal and each said gating means comprises a field effect transistor
control signal for inhibiting the level at the input of with drain source and gate electrodes, means for
said tuned amplifier to vary from a preselected ref- grounding said source electrode, means for applying
erence level in the absence of a control signal and 5 said control signal to said gate electrode and means for
during the leading and trailing ends of each control connecting said drain electrode to the input of said
signal and for controlling the level at the input of tuned amplifier and said output terminal, each control
said tuned amplifier to vary in a manner corre-
 sjgnai having a negative polarity with respect to
spending to the change of level of the input signal ground, whereby said field effect transistor provides a
during a selected portion of every n* cycle of said 10 iow resistive path for the input of said tuned amplifier
input signal which is in time coincidence with a
 to ground during the duration of each control signal ex-
control signal other than during the leading and
 cept when the level at said drain eiectrode is positive
trailing ends thereof, said selected portion being
 wjth respect to the level at said gate electrode> whereby
not more than one half cycle.
 the . t of said tuned amplifier is ungrOunded only
2. In a frequency divider the arrangement compns- 15
 during the positive half cycle of each «» cycle of said
in?' . . , . . . • • L - L output signal.isolation means for receiving an input signal which
 4 The a ment „ described in claim 2 wherein
vanes smusoidally about a reference level, defin-
 said division ^ means .^^ shjfti
able as ground, at an input frequency definable as , . ... .. , .. . r, . .5
/, to be divided by a factor „, „ being an integer and
 20 means1for controlling the relafcve phase between sa.d
for providing a corresponding output signal at an f01"™1 S1«nals and sald, outPut.j'«na' n that fch se'
output terminal of said isolation means; lected P°rt'on of a c/cle °f sald outPut SIf a[ occ"rs
division control means for providing a succession of during the duration of another control signal other than
control signals at one »* the frequency of said at the Ieadm8 or trallmS ends thereof' so » to inhlblt
input signal, each control signal having a duration 25 ?aid tuned amPhfler from Sensln8 «8ld Ieadln8 or tra«-
which is greater than V4 cycle of said input signal In8 en«s-
and less than 3/2 cycles of said input signal; 5- The arrangement as described in claim 4 wherein
a tuned amplifier tuned to one n'* the frequency of said Sating means comprises a field effect transistor
said input signal' w'tn drain source and gate electrodes, means for
gating means coupled between said output terminal 30 grounding said source electrode, means for applying
and the input of said tuned amplifier and respon- said control signals to said gate electrode and means for
sive to said control signals and the output signal at connecting said drain electrode to the input of said
said output terminal for grounding the input of said tuned amplifier and said output terminal, each control
tuned amplifier except during a portion of the du- signal having a negative polarity with respect to
ration of each control signal" which is in time coin- 35 ground, whereby said field effect transistor provides a
cidence with a selected portion of a cycle of said low resistive path for the input of said tuned amplifier
output signal, said selected portion being not more to ground during the duration of each control signal ex-
than half a cycle, whereby the input of said tuned cept when the level at said drain electrode is positive
amplifier is ungrounded only during the selected with respect to the level at said gate electrode, whereby
portion of every n'* cycle of said output signal; and 40 the input of said tuned amplifier is ungrounded only
output means responsive to the output of said tuned during the positive half cycle of each n"1 cycle of said
amplifier for providing a sinusoidal signal at one n"1 output signal,
the frequency of the input signal. * * * * *
45
50
55
t
60 . j
65
